

**In the Claims:**

**Claim 1 (currently amended):** A process for fabricating a semiconductor device comprising the steps of:

- providing a semiconductor substrate;
- forming a silicon nitride layer overlying the substrate;
- deposition a layer of polycrystalline silicon overlying the silicon nitride layer;
- forming an anti-reflective coating overlying the layer of polycrystalline silicon, the anti-reflective coating comprising a first layer of oxide and a second layer of silicon oxynitride overlying the first layer;
- pattern etching the anti-reflective coating, the layer of polycrystalline silicon and the silicon nitride layer to form a stack, the stack having an edge and a top;
- removing the remaining layer of silicon oxynitride in the stack by etching in hot phosphoric acid before subjecting the layer of silicon oxynitride to any temperature greater than about 400°C.

**Claim 2 (currently amended):** The process of claim 1 wherein the step of pattern etching comprises:

- ~~forming a patterned structure having an edge and a top; and~~
- forming a layer of insulator on the edge of the stack prior to the step of removing the remaining layer of silicon oxynitride.

**Claim 3 (currently amended):** The process of claim 2 wherein the step of forming a layer of insulator comprises the steps of:

depositing a layer of insulator overlying the ~~patterned structure~~stack and the edge thereof;

etching the layer of insulator to remove the insulator from the top of the ~~patterned structure~~stack to expose the anti-reflective coating thereon and leaving at least a portion of the layer of insulator on the edge.

**Claim 4 (original):** The process of claim 3 wherein the step of etching the layer comprises etching by reactive ion etching.

**Claim 5 (original):** The process of claim 3 wherein the step of depositing a layer comprises depositing a layer of silicon oxide by chemical vapor deposition from a TEOS source.

**Claim 6 (original):** The process of claim 1 wherein the step of forming an anti-reflective coating comprises the step of depositing a thin layer of silicon oxide by chemical vapor deposition from a TEOS source.

**Claim 7 (original):** The process of claim 1 wherein the step of forming an anti-reflective coating comprises the step of depositing a layer of silicon oxynitride by plasma enhanced chemical vapor deposition from reactants  $\text{N}_2\text{O}$  and  $\text{SiH}_4$ .

**Claim 8 (original):** The process of claim 7 wherein the ratio of  $\text{SiH}_4$  to  $\text{N}_2\text{O}$  reactants is maintained at about 1.22:1.

**Claim 9 (original):** The process of claim 7 wherein the ratio of  $\text{SiH}_4$  to  $\text{N}_2\text{O}$  reactants is maintained in the range of about 0.9-1.5:1.

**Claim 10 (currently amended):** A process for etching silicon oxynitride which comprises the steps of:

depositing a layer of polycrystalline silicon overlying a substrate;

depositing a layer of silicon oxynitride overlying the layer of polycrystalline silicon;

pattern etching the layer of silicon oxynitride and the layer of polycrystalline silicon to form a stack; and

etching the remaining layer of silicon oxynitride in the stack in a phosphoric acid etchant without subjecting the layer of silicon oxynitride to any temperature greater than about  $400^\circ\text{C}$  after the step of depositing the layer of silicon oxynitride.

**Claims 11-13 (canceled).**

**Claim 14 (currently amended):** A process for fabricating a semiconductor device comprising the steps of:

depositing a layer of polycrystalline silicon overlying a substrate;

depositing a first layer of oxide to a thickness of between about 7.5nm and 10nm by chemical vapor deposition from a TEOS source overlying the layer of polycrystalline silicon;

depositing a second layer of silicon oxynitride overlying the first layer to a thickness of between about 25nm and about 30nm by plasma enhanced chemical vapor deposition;

pattern etching the first and second layers and the layer of polycrystalline silicon to form a stack; and

etching the second layer in the stack in an etchant comprising hot phosphoric acid, the etching occurring before the second layer is subjected to any temperature greater than about 400°C.

**Claim 15 (original):** The process of claim 14 wherein the step of depositing a second layer of silicon oxynitride comprises depositing a layer from reactants comprising  $\text{N}_2\text{O}$  and  $\text{SiH}_4$  and controlling the ratio of reactants to vary the extinction coefficient of the second layer.

**Claim 16 (original):** The process of claim 15 wherein the ratio of reactants ( $\text{SiH}_4$  to  $\text{N}_2\text{O}$ ) is controlled to about 0.9-1.5:1.

**Claim 17 (original):** The process of claim 16 wherein the ratio of reactants is controlled to about 1.22:1.

**Claim 18 (currently amended):** A process comprising:

- providing a semiconductor substrate;
- forming a gate oxide above the semiconductor substrate;
- forming a first polycrystalline silicon layer over the gate oxide;
- forming an interpoly dielectric;
- forming a second polycrystalline silicon layer over the interpoly dielectric;
- depositing a layer of silicon oxynitride above the second polycrystalline silicon layer;
- pattern etching the device layer of silicon oxynitride, the second polycrystalline silicon layer, the interpoly dielectric, the first polycrystalline silicon layer, and the gate oxide to form a stack; and
- removing the layer of silicon oxynitride in the stack without subjecting the layer of silicon oxynitride to a temperature greater than about  $400^\circ\text{C}$  after the step of depositing the layer of silicon oxynitride.

**Claim 19 (canceled).**

**Claim 20 (previously presented):** The process of claim 18, wherein the layer of silicon oxynitride is deposited by a plasma enhanced chemical vapor deposition process using the reactants  $\text{N}_2\text{O}$  and  $\text{SiH}_4$ .

**Claim 21 (previously presented):** The process of claim 20, wherein the ratio of  $\text{SiH}_4$  to  $\text{N}_2\text{O}$  is maintained in the range of about 0.9-1.5:1.

**Claim 22 (previously presented):** The process of claim 20, wherein the ratio of  $\text{SiH}_4$  to  $\text{N}_2\text{O}$  is maintained at about 1.22:1.

**Claim 23 (previously presented):** The process of claim 18, wherein the interpoly dielectric is silicon nitride.

**Claim 24 (previously presented):** The process of claim 18, wherein the removing of the layer of silicon oxynitride comprises the step of etching with hot phosphoric acid.

**Claim 25 (canceled).**

**Claim 26 (currently amended):** A process comprising:

depositing a layer of polycrystalline silicon over a substrate;

depositing a layer of silicon oxynitride above the layer of polycrystalline silicon;

pattern etching the layer of silicon oxynitride and the layer of polycrystalline

silicon to form a stack; and

removing the layer of silicon oxynitride in the stack before subjecting the layer of silicon oxynitride to a temperature greater than about 400°C after the step of depositing the layer of silicon oxynitride.

**Claim 27 (canceled).**

**Claim 28 (previously presented):** The process of claim 26, wherein the layer of silicon oxynitride is deposited by a plasma enhanced chemical vapor deposition process using the reactants  $\text{N}_2\text{O}$  and  $\text{SiH}_4$ .

**Claim 29 (previously presented):** The process of claim 28, wherein the ratio of  $\text{SiH}_4$  to  $\text{N}_2\text{O}$  is maintained in the range of about 0.9-1.5:1.

**Claim 30 (previously presented):** The process of claim 29, wherein the ratio of  $\text{SiH}_4$  to  $\text{N}_2\text{O}$  is maintained at about 1.22:1.

**Claim 31 (previously presented):** The process of claim 26, wherein the removing of the layer of silicon oxynitride comprises the step of etching with hot phosphoric acid.

**Claim 32 (canceled).**

**Claim 33 (new):** A process for fabricating a semiconductor device comprising the steps of:

providing a semiconductor substrate;

forming a silicon nitride layer overlying the substrate;

deposition a layer of polycrystalline silicon overlying the silicon nitride layer;

forming an anti-reflective coating overlying the layer of polycrystalline silicon, the anti-reflective coating comprising a first layer of oxide and a second layer of silicon oxynitride overlying the first layer;

pattern etching the anti-reflective coating, the layer of polycrystalline silicon and the silicon nitride layer, the step to form a patterned structure having an edge and a top;

forming a layer of insulator on the edge of the patterned structure;

removing the remaining layer of silicon oxynitride by etching in hot phosphoric acid before subjecting the layer of silicon oxynitride to any temperature greater than about 400°C;

wherein the step of pattern etching comprises the steps of:

forming a patterned structure having an edge and a stop; and



forming a layer of insulator on the edge prior to the step of removing the remaining layer of silicon oxynitride.

**Claim 34 (new):** The process of claim 33 wherein the step of forming a layer of insulator comprises the steps of:

depositing a layer of insulator overlying the patterned structure and the edge thereof;

etching the layer of insulator to remove the insulator from the top of the patterned structure to expose the anti-reflective coating thereon and leaving at least a portion of the layer of insulator on the edge.

**Claim 35 (new):** The process of claim 34 wherein the step of etching the layer comprises etching by reactive ion etching.

**Claim 36 (new):** The process of claim 34 wherein the step of depositing a layer comprises depositing a layer of silicon oxide by chemical vapor deposition from a TEOS source.